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• Correctness
- It should not change program behavior
- Arch./memory states compared periodically
• Minimum TOL overhead
- TOL execution time must be small
- 3-stages translation/optimization, chaining
• Minimum emulation cost
- Host to guest instruction ratio must be low
- Aggressive/speculative optimizations
• Support for multiple guest ISAs (front-ends)
- User Æ appÆ ISA Æ device
- Incorporating additional front-ends is simple
• Plug and play support
- Easy to include/evaluate new features
- Modular design
• Debugging
- Strong debug toolchain
- Debug mechanism activated if mismatch detected
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The problem
DARCO: Evaluation
ARM Research Summit, Cambridge, UK - September 11-13, 2017
DARCO: Simulation infrastructure
Conclusions
• These processors need to address some key challenges before they can 
become mainstream
• There are no simulation infrastructures for evaluating different design 
choices and trade-offs to meet these challenges
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Challenges in building an infrastructure vs DARCO
• HW/SW co-designed processors
- Potential to improve energy efficiency and performance
- Several industrial projects, no major project in academia
• Challenges
- To become mainstream (e.g. startup delay)
- To build a simulation infrastructure (e.g. software layer overhead)
• DARCO
- May enable academic research in HW/SW co-designed domain




• Where to implement (HW or SW) microarchitectural features
- Instruction decoding/reordering, register renaming, memory 
disambiguation, … 
• How to reduce “startup delay”
- One of the major problems of Transmeta processors
• When and where to translate/optimize the guest binaries
- As soon as code becomes “hot”?
• How to address speculative execution (memory, control)
- Checkpointing granularity?
• When and how to profile the execution









































































































































































































































• HW/SW co-designed processors
–Lot of potential to improve 
• Performance (DBTO in SW)
• Energy efficiency (simple HW) 
–Some projects from industry
• IBM DAISY/BOA, Transmeta
Crusoe/Efficeon, NVIDIA Denver
• But no successful product yet
–No major project from academia
